About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Paper
Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability
Abstract
This paper presents a fast, low-power, binary carry-lookahead, 64-bit dynamic parallel adder architecture for high-frequency microprocessors. The adder core is composed of evaluate circuits and feedback reset chains implemented by self-resetting CMOS (SRCMOS) circuits with enhanced testability. A new tool, SRCMOS pulse analyzer (SPA), is developed for checking dynamic circuits for proper operation and performance. The nominal propagation delay and power dissipation of the adder were measured to be 1.5 ns (at 22°C with Vdd = 2.5 V) and 300 mW. The adder core size is 1.6 × 0.275 mm2. The process technology used was the 0.5-μm IBM CMOS5X technology with 0.25-μm effective channel length and five layers of metal. The circuit techniques are easily migratable to multigigahertz microprocessor designs.