Aditya Bansal, Keunwoo Kim, et al.
ICICDT 2007
The impact of silicon-on-insulator (SOI) history effect in communication circuits containing delay chains is experimentally evaluated. In previous work, SOI history has been seen to change data pulse widths by 5% to 15 % for fixed data patterns. In contrast, this work shows that data scrambling and dc balance reduce the effect to 1% or less, eliminating history effect as a concern for such communication circuits. ©2007 IEEE.
Aditya Bansal, Keunwoo Kim, et al.
ICICDT 2007
D. Singh, Keith A. Jenkins, et al.
IEEE Electron Device Letters
M. Soyuer, J.N. Burghartz, et al.
BCTM 1996
P.F. Lu, S.P. Kowalcyzk, et al.
VLSI-TSA 1997