About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
VLSI-TSA 2001
Conference paper
High-speed, power-conscious circuit design techniques for high-performance computing
Abstract
A methodology for high-performance and power conscious computing system was proposed. It consisted of design approaches of three levels: top-down, bottom-up, and feedback. Various circuit design techniques discussed included mixing static and dynamic circuits, preset circuits, clock gating and a complete pulse-to-static conversion.