About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Electron Device Letters
Paper
GIDL in doped and undoped FinFET devices for low-leakage applications
Abstract
Investigation of gate-induced drain leakage (GIDL) in thick-oxide dual-gate doped-and undoped-channel FinFET devices through 3-D process and device simulations is presented. For a given gate length (LG) and gate dielectric thickness, the placement and grading of the drain junction and the channel doping are shown to have a tremendous impact on GIDL. Suppression of GIDL by as much as two orders of magnitude can be realized by formation of steep underlapped junctions for both doped-and undoped-channel devices. The prospect of low leakage levels in doped-channel high-VT FinFETs makes them suitable for memory cell applications. © 2012 IEEE.