Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

Geoffrey W. Burr; SukHwan Lim; Boris Murmann; Rangharajan Venkatesan; Marian Verhelst

doi:10.1109/MDAT.2021.3063366

IEEE Design and Test

Review

31 May 2022

Fair and Comprehensive Benchmarking of Machine Learning Processing Chips

View publication

Abstract

This article provides an overview of benchmarking strategies at a different set of abstraction levels and related best practices in each, while working to also give an overall view of impact.

Conference paper

Circuit techniques for efficient acceleration of deep neural network inference with Analog-AI (Invited)

Kohji Hosokawa, Pritish Narayanan, et al.

ISCAS 2021

Paper

Noise-Resilient DNN: Tolerating Noise in PCM-Based AI Accelerators via Noise-Aware Training

Sanjay Kariyappa, Hsinyu Tsai, et al.

IEEE T-ED

Paper

Equivalent-accuracy accelerated neural-network training using analogue memory

Stefano Ambrogio, Pritish Narayanan, et al.

Nature

Conference paper

Inference of Deep Neural Networks with Analog Memory Devices

Stefano Ambrogio, Pritish Narayanan, et al.

VLSI-TSA 2020

View all publications

Abstract

Related

Circuit techniques for efficient acceleration of deep neural network inference with Analog-AI (Invited)

Noise-Resilient DNN: Tolerating Noise in PCM-Based AI Accelerators via Noise-Aware Training

Equivalent-accuracy accelerated neural-network training using analogue memory

Inference of Deep Neural Networks with Analog Memory Devices