Publication
VLSI-TSA 2008
Conference paper
Extending technology roadmap by selective device footprint scaling and parasitics engineering
Abstract
We propose a path for extending the technology roadmap when currently considered technology boosters (e.g., strain, high-k/metal gate) reach their limits. By carefully engineering the device parasitic resistance and parasitic capacitance, and considering the impact of the interconnect wiring capacitance, we propose scenarios of device footprint and device structure scaling that will enable technology scaling for several generations beyond the currently perceived limits. © 2008 IEEE.