About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Paper
Design Considerations for Dc Squids Fabricated in Deep Sub-Micron Technology
Abstract
Design rules for scaling dc SQUID junctions to optimize SQUID performance have been well known for over a decade, and verified down to the sub-micron regime. Practical SQUIDs having well coupled input coils of useable inductance have generally been fabricated at the 2 - 5 µm level of lithography. Other technologies, silicon in particular, are now routinely practiced at the 0.5 µm level of lithography with impressive demonstrations at the 0.1 - 0.25 µm level not uncommon. In this paper the implications of applying such fabrication capability to advance dc SQUID technology are explored. In particular the issues of scaling practical dc SQUIDs down to the 0.1 - 0.25 µm regime are examined, using as a prototype design the basic washer SQUID with a spiral input coil1. A technical path is mapped out that leads to a practical SQUID less than 0.05 mm2 in area with a tightly coupled 2 µH input coil, user friendly voltage - flux characteristics, minimal flux creep related hysteresis, and coupled energy sensitivity approaching the quantum limit at 4.2 K. © 1991 IEEE