Conference paper
Optimizing pipelines for power and performance
Viji Srinivasan, David Brooks, et al.
MICRO 2002
Paper
Contrasting instruction-fetch time and instruction-decode time branch prediction mechanisms: Achieving synergy through their cooperative operation
Abstract
We present a new design in which two branch prediction mechanisms are used in conjunction. We show that the combination of these mechanisms will reduce branch penalty, while also reducing chip area. © 1992.
Related
David R. Kaeli, Philip G. Emma
IEEE TC
David Brooks, Pradip Bose, et al.
IBM J. Res. Dev
Charles F. Webb, Carl J. Anderson, et al.
IEEE Journal of Solid-State Circuits