About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IRPS 2024
Invited talk
Challenges of gate stack TDDB in gate-all-around nanosheet towards further scaling
Abstract
In this work, we present a comprehensive study on the gate stack TDDB challenges in Gate-all-around (GAA) nanosheet (NS) transistors (FETs), including volume-less Multiple Vt (Multi-Vt) integration and patterning, the performance and reliability trade-off in inner spacer (IS) module, and the impact from Si channel geometry on gate stack reliability, which is important elements in GAA NS. These scaling associated challenges served as strong motivators and will continue to drive process-reliability co-optimization efforts towards optimum performance while preserving robust TDDB reliability.