About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ESSCIRC 2008
Conference paper
An on-chip dual supply charge pump system for 45nm PD SOI eDRAM
Abstract
We present an on-chip word line (WL) dual supply system for server class embedded DRAM (eDRAM) applications. The design consists of switched capacitor charge pumps, voltage regulators, reference and clock circuits. Charge pump engines feature efficient charge transfer and energy conversion, boosting unregulated rails to 1.8x supply. At vdd=lV, regulated high (1.5 to 1.7V) and low (-0.3 to -0.6V) levels ensure WL overdrive and cell turn-off, respectively, with rippling <±35mV and maintenance power <780uW/2Mb-DRAM. The system supports >2GHz AC array access and can endure excessive DC load. © 2008 IEEE.