About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Electron Device Letters
Paper
An Analytical Model to Project MOS Transistor Lifetime Improvement by Deuterium Passivation of Interface Traps
Abstract
Based on the hydrogen/deuterium (H/D) isotope effect in interface trap generation and the power law that is widely used to describe the hot-carrier degradation of MOS transistors, a universal model is developed to project the hot-carrier lifetime improvement of MOS transistors by deuterium (D) passivation of interface traps. The validity of this model is verified by comparing its predication with the experimental measurements. The result indicates that the lifetime improvement increases more than exponentially as the D passivation fraction increases.