About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
IEEE Design and Test
Paper
A designer's guide to subresolution lithography: Enabling the impossible to get to the 14-nm node
Abstract
The major challenges of subresolution lithography, and modern double-patterning (DP) lithography solutions are reviewed. Hiding the complexity of DP from the designers leads to suboptimal design efficiency and overly constrains design options. Decomposition transparency through split-level design rules enables maximum design differentiation and allows designs to tailor DP-enhanced design methodologies to their specific needs. The review emphasizes that well-integrated DP-enhanced EDA solutions, such as DP-enhanced DRC, placement, routing, and extraction, preserve design efficiency. The IBM JDA design-technology cooptimization (DTCO) process provides a forum to identify high-leverage process challenges, such as same color metal spacing at the contacted poly pitch, that help reduce design impact of DP with well controlled process risk.