About cookies on this site Our websites require some cookies to function properly (required). In addition, other cookies may be used with your consent to analyze site usage, improve the user experience and for advertising. For more information, please review your options. By visiting our website, you agree to our processing of information as described in IBM’sprivacy statement. To provide a smooth navigation, your cookie preferences will be shared across the IBM web domains listed here.
Publication
ISSCC 1998
Conference paper
220 mm2 4 and 8 bank 256 Mb SDRAM with single-sided stitched WL architecture
Abstract
A 220 mm2 256 Mb SDRAM that uses single-sided stitched-wordline architecture, a shared row decoder with asymmetric block activation, an intra-unit address increment pipeline scheme, single-ended read-write drive, and selectable row domain and divided column redundancy is presented. This chip contains 8 32 Mb double units. Either the left or the right 16 Mb unit in each selected 32 Mb double unit is further decoded. A 4 bank SDRAM is realized by assigning 13 row addresses with 2 bank addresses. Two sets of 16 DQs and 16 read-write lines are arranged on the left and right chip halves.